DATE is March 8-12, 2010, in Dresden, Germany. Dr. Rowen is speaking at 3 sessions:
Session 7.1 "Fabulous, Frightening and True: Stories of Multicore SOC Design for Wireless Baseband", Wed. 3/10/2010 14:30-16:00.
Panel 2.8 "Are we there yet? Has system assembly from IP blocks become like connecting LEGO blocks?", Tue., 3/09/10 11:30-13:00
Panel 10.8 "Embedded Software Testing: What Kind of Problem is This?", Thu. 3/11/10 8:30-10:00
skip to main |
skip to sidebar
All the news you're looking for from Tensilica, Inc. Find out how you can use Tensilica's customizable, extensible processors to speed your SOC design. See Tensilica for DSPs and all the processing you need to do in the dataplane (dataplane processors - DPUs).
Follow us on:
Followers
Blog Archive
-
▼
2010
(166)
-
▼
March
(19)
- White Paper: Optimizing a DSP Architecture for Wir...
- See Tensilica at SNUG - Synopsys Users Group
- ConnX D2 Delivers Outstanding 16-bit Fixed Point D...
- White paper: Get your ASICs off the Bus
- See pics of NTT DOCOMO's demo at MWC of their LTE ...
- Diamond 570T - our Highest Performance Controller ...
- IntegrIT Joins Tensilica’s Xtensions Partner Netwo...
- Multiple Tensilica IP Cores Power NEC, Fujitsu and...
- Spotlight on Diamond 106Micro - Our Smallest Contr...
- CTO Chris Rowen Speaking at Silicon Valley IEEE SSCS
- New 3rd Gen Diamond Controllers
- Why Designers Need a New DSP for SOC Designs
- There's a Great Way Around the Slow Processor Bus
- Congratulations Cisco on Your CRS-3 Announcement
- Match Processor to Task by Automatically Generatin...
- CTO Chris Rowen Speaking at DATE Conference Next Week
- FFT Ap Note
- Fast OFDM Ap Note
- Why High MHz Doesn't Necessarily Mean High Perform...
-
▼
March
(19)
Links - Web Sites
About Me
- Tensilica
- I'm the director of corporate communications at Tensilica. I really believe in our technology and just want to show engineers just how productive they can be with our automated tools.