Follow us on:
Subscribe Twitter Facebook

Friday, May 20, 2005

Agilent Licenses Xtensa for Image Processing

Agilent Technologies, Inc.’s Imaging Systems Division has signed a broad technology-access agreement to license Tensilica’s Xtensa V and Xtensa LX configurable processor technologies for next-generation products. This follows the successful deployment of Xtensa V processors by Agilent in several recently introduced imaging products.
For more information, see

Tuesday, May 17, 2005

ARM's BDTI Benchmark Scores

On May 16 ARM announced “Class-leading” BDTi benchmark scores (see However, ARM’s “class” only included their processor and the MIPS 24Kc processor.

There were several other processors that ARM decided not to mention, including Tensilica’s Xtensa LX processor, which achieved a 5x higher score than the ARM11 processor. Other processors not mentioned but also surpassing ARM’s results include the CEVA-X1620, LSI Logic’s ZSP500, StarCore SC1200, and StarCore SC1400. For full BDTI results, see

Monday, May 16, 2005

Xtensa LX Processor Tops EEMBC Networking 2.0 Benchmarks

Tensilica's Xtensa LX processor achieved the highest score ever reported on the Networking Version 2.0 benchmark suite of the Embedded Microprocessor Benchmark Consortium (EEMBCĂ’). Xtensa LX is the first licensable processor core to complete certification on this challenging benchmark suite.

EEMBC benchmark scores, based on simulation, show that an optimized Xtensa LX processor core is significantly faster on a per-MHz basis than the only two other processors certified to date, the 1GHz PowerPC 750GX and 1.4 GHz PowerPC MPC7447A, both of which are full-chip, standard product processors. The Xtensa LX processor delivers this outstanding performance while simultaneously delivering a 4X code density advantage and more than a 100X advantage in both die area and power dissipation.

For all the details on this important benchmark, see

Thursday, May 12, 2005

Tensilica Preview at Spring Processor Forum

Next Wednesday, May 18, Tensilica will preview our next-generation audio engine at the Spring Processor Forum in San Jose (see ). We'll have this product ready for a formal announcement in the fall, but if you want a sneak preview, stop by and hear what we have to say. By using a configurable processor, we're able to really optimize the design for high-speed audio streams.

Wednesday, May 11, 2005

Tensilica and EVE Speed SoC Development Times

Tensilica is working with Emulation and Verification Engineering (EVE) to speed the design of complex SoCs with multiple Xtensa processors. Tensilica’s customers will be able to download pre-verified RTL code produced by Tensilica’s Xtensa Processor Generator into EVE’s hardware prototyping platform for integrated whole-chip design verification. Tensilica’s Xtensa Xplorer development environment will be linked to EVE’s ZeBu hardware-based verification product to provide hardware/software co-verification and improve overall SoC simulation and debugging. By providing our users with easy access to EVE’s ZeBu prototyping platform, they should be able to quickly verify their entire SOC designs.

Friday, May 06, 2005

Great Article by Jack Ganssle

Jack Ganssle, the guru for many software developers, wrote a great piece for Embedded Systems Programming and you can see it at He shows that the best way to cut software costs is to divide and conquer. By dividing projects into smaller, more manageable tasks that each run on its own processor, overall software costs can be cut significantly. Tensilica's customers have been doing this for years. By employing multiple configurable processors, each tailored to the exact task at hand, these customers are cutting design time and software development time.