Wednesday, February 23, 2011
New Job Posting: Sr. Design Verification Engineer - Santa Clara, CA USA
See our entire list of engineering jobs open at our headquarters in Santa Clara and our R&D facility in Pune, India. We're looking for top talent!
skip to main |
skip to sidebar
All the news you're looking for from Tensilica, Inc. Find out how you can use Tensilica's customizable, extensible processors to speed your SOC design. See Tensilica for DSPs and all the processing you need to do in the dataplane (dataplane processors - DPUs).
Follow us on:
Followers
Blog Archive
-
▼
2011
(130)
-
▼
February
(16)
- Updated White Paper: Processor Ports and Queues: E...
- New Job Posting: Senior Baseband DSP SW Engineer, ...
- New white paper: Optimize SOC Performance Using Me...
- New Job Posting: Sr. Design Verification Engineer ...
- EE Journal Reviews Audio IP Cores
- Atheros Introduces New ROCm Chips with Bluetooth, ...
- Huge Crowds View Tensilica's LTE Baseband DSP Demo...
- EETimes Review of ConnX BBE64 Says Tensilica Will ...
- Wolfson Microelectronics Introduces Tensilica-base...
- mimoOn and Tensilica Demonstrate Atlas LTE Platfor...
- Tensilica Showcases #1 Position in LTE DSP IP Core...
- Tensilica's Atlas LTE Reference Architecture DSPs ...
- Tensilica Announces ConnX BBE64-128 – the World’s ...
- HiSilicon, a Division of Huawei, Extends License o...
- See Tensilica's Chief Scientist Grant Martin at De...
- Great Electronics Weekly Article by David Manners
-
▼
February
(16)
Links - Web Sites
About Me
- Tensilica
- I'm the director of corporate communications at Tensilica. I really believe in our technology and just want to show engineers just how productive they can be with our automated tools.