New white paper: Avoid Bus Bottlenecks by Using Innovative High-Speed On-Chip I/O

This paper discusses innovative ways to get around the biggest performance bottleneck when using a processor in your SOC design - the main bus. Tensilica has developed innovative techniques that relieve congestion on the main bus by bypassing it altogether.