Sing up now for tomorrow's EETimes virtual conference, "Not Your Mother's SoC: Combining IP Reuse with HLS in an Integrated SoC Design and Verification Flow". See Chris Rowen in 11 am Pacific Time panel with Max Maxfield answering the question: can an IP reuse methodology work within a high-level synthesis flow?