All the news you're looking for from Tensilica, Inc. Find out how you can use Tensilica's customizable, extensible processors to speed your SOC design. See Tensilica for DSPs and all the processing you need to do in the dataplane (dataplane processors - DPUs).
Monday, December 07, 2009
Top EDA Companies Endorse Tensilica’s Pin-Level SystemC Models
Cadence, Mentor and Synopsys endorse Tensilica's pin-level SystemC models. The pin-level models are a natural extension of Tensilica's pre-existing transaction-level (TLM) Xtensa SystemC models (XTSC), and allow designers to conduct deep simulations of the interaction between the DPUs and special-function RTL (register-transfer-level) hardware blocks at a cycle-by-cycle pin-accurate level within their existing RTL simulators, and do not require the usage of any specialized hardware/software co-simulation tool.